licenses.dev

ach-pool v0.2.4

Atomic Channel

Published on

Licenses

Learn more about license information.

Package Licenses

non-standard

Dependency Licenses

Apache-2.0 OR MIT27
PackageRelationDependenciesPublished
atomic • 0.6.1Generic Atomic<T> wrapper typeINDIRECT6
bare-metal • 0.2.5Abstractions common to bare metal systemsINDIRECT3
bare-metal • 1.0.0Abstractions common to bare metal systemsINDIRECT0
bitfield • 0.13.2This crate provides macros to generate bitfield-like struct.INDIRECT0
cfg-if • 1.0.5A macro to ergonomically define an item depending on a large number of #[cfg] parameters. Structured like an if-else chain, the first matching branch is the item that gets emitted. INDIRECT0
cortex-m-macros • 0.7.8Attributes used by `cortex-m`INDIRECT4
cortex-m • 0.7.9Low level access to Cortex-M processorsINDIRECT18
critical-section • 1.2.0Cross-platform critical sectionINDIRECT0
embedded-hal • 0.2.7 A Hardware Abstraction Layer (HAL) for embedded systems INDIRECT3
embedded-hal • 1.0.0 A Hardware Abstraction Layer (HAL) for embedded systems INDIRECT0
msp430 • 0.4.1Low level access to MSP430 microcontrollersINDIRECT1
nb • 0.1.3Minimal non-blocking I/O layerINDIRECT1
nb • 1.1.0Minimal non-blocking I/O layerINDIRECT0
pastey • 0.2.3Macros for all your token pasting needs. Successor of paste.INDIRECT0
proc-macro2 • 1.0.107A substitute implementation of the compiler's `proc_macro` API to decouple token-based libraries from the procedural macro use case.INDIRECT1
quote • 1.0.47Quasi-quoting macro quote!(...)INDIRECT2
riscv-macros • 0.4.1Procedural macros re-exported in `riscv`INDIRECT4
riscv-types • 0.1.0Low level access to RISC-V processorsINDIRECT0
riscv • 0.16.1Low level access to RISC-V processorsINDIRECT9
rustc_version • 0.2.3A library for querying the version of a installed rustc compilerINDIRECT2
semver-parser • 0.7.0Parsing of the semver spec. INDIRECT0
semver • 0.9.0Parser and evaluator for Cargo's flavor of Semantic VersioningINDIRECT1
syn • 2.0.119Parser for Rust source codeINDIRECT2
syn • 3.0.6Parser for Rust source codeINDIRECT2
vcell • 0.1.3`Cell` with volatile read / write operationsINDIRECT0
volatile-register • 0.2.2Volatile access to memory mapped hardware registersINDIRECT1
xtensa-lx • 0.13.0Low-level access to Xtensa LX processors and peripheralsINDIRECT1
non-standard5
PackageRelationDependenciesPublished
ach-option • 0.2.5Atomic ChannelDIRECT34
ach-util • 0.2.5Atomic ChannelINDIRECT8
interrupt • 0.1.4interruptINDIRECT27
on_drop • 0.1.2on dropDIRECT0
spin_loop • 0.2.5spin_loopINDIRECT0
Apache-2.0 OR MIT OR Zlib2
PackageRelationDependenciesPublished
bytemuck_derive • 1.12.1derive proc-macros for `bytemuck`INDIRECT4
bytemuck • 1.25.2A crate for mucking around with piles of bytes.INDIRECT5
MIT1
PackageRelationDependenciesPublished
void • 1.0.2The uninhabited void type for use in statically impossible cases.INDIRECT0
Unicode-3.0 AND (Apache-2.0 OR MIT)1
PackageRelationDependenciesPublished
unicode-ident • 1.0.26Determine whether characters have the XID_Start or XID_Continue properties according to Unicode Standard Annex #31INDIRECT0
Last updated on

Copy the licenses badge code for the latest version:

[![licenses](https://licenses.dev/b/cargo/ach-pool)](https://licenses.dev/cargo/ach-pool)
<a href="https://licenses.dev/cargo/ach-pool">
  <img src="https://licenses.dev/b/cargo/ach-pool" alt="licenses" />
</a>

Or the licenses badge code for the 0.2.4 version:

[![licenses](https://licenses.dev/b/cargo/ach-pool/0.2.4)](https://licenses.dev/cargo/ach-pool/0.2.4)
<a href="https://licenses.dev/cargo/ach-pool/0.2.4">
  <img src="https://licenses.dev/b/cargo/ach-pool/0.2.4" alt="licenses" />
</a>
GitHub